DR. BABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY, LONERE

Winter End Semester Examination – March 2023

	Course: B. Tech. Semeste			
	Subject Code & Name: BTETC303 & Digital Electronics			
	Max Marks: 60 Date:13/03/2023 Dur	ation: 3 Hr.		
	 Instructions to the Students: All the questions are compulsory. The level of question/expected answer as per OBE or the Course which the question is based is mentioned in () in front of the question. Use of non-programmable scientific calculators is allowed. Assume suitable data wherever necessary and mention it clearly. 	Outcome (CO) on tion.	-	
		(Level/CO)	Marks	
Q. 1	Solve Any Two of the following.		12	
A)	Convert the following Boolean equation into standard SOP and PO form. $F(A,B,C) = AB + AC' + BC$	S L2	6	
B)	Write VHDL code for full adder using Structural architecture method	od. L3	6	
C)	Explain TTL logic in detail.	L2	6	
Q.2	Solve Any Two of the following.		12	
A)	Draw the counter output of the following sequential circuit using cl diagram.	ock L2	6	



- **B**) What is the difference between TTL and CMOS and ECL? **L2** 6
- C) Explain General Architecture of CPLD in detail. L2 6

Q. 3 Solve Any Two of the following.

A) Draw the Moore state diagram for One bit Serial adder. L2 6

12

B) Implement the following Boolean functions using PAL and PROM. **L3** 6 $A(X,Y,Z)=\sum m(4,6,7), B(X,Y,Z)=\sum m(2, 4, 5,6)$

C)	Minimise the following function in SOP and POS form using K-	L3	6
	Maps:		

F(A, B, C, D) = m(1, 2, 6, 7, 8, 13, 14, 15) + d(0, 3, 5, 12)

Q.4 Solve Any Two of the following. 12

- A) Explain the universal shift register operation with diagram. L3 6
- B) The logic function is implemented by the multiplexer circuit is
 L3 6
 ("ground implies a logic 0") find the output of F?



L3 C) Write VHDL code for 4-bit up counter. 6 **Q.5** Solve Any Two of the following. 12 A) Implement the following function using L3 6 i) multiplexer 8x1 ii) multiplexer 2x1 F(A,B,C,D) = m(0,1,3,5,7,10,11,14)**L3 B**) Design sequence detector to detect three or more consecutive 1's in 6 string of bits coming through an input lines. L2 C) i) What is disadvantage in SR flipflop? 6 ii) What is difference between T flipflop and D flipflop? iii) Write down the next state equation of T flipflop.

*** End ***